AN-1017 GreenPAK Macro Circuit Design SPI Code Detector

The S2P block has two 16-bit registers (2 bytes) that are used for data transfer. An external clock signal comes from PIN5 and the nCSB (active LOW Enable Control Signal) comes from the Connection Matrix Out. For serial to parallel operation (S2P), the serial data input (MOSI) is sourced from PIN6. The pipe delay cell is built from 12 D Flip-Flop logic cells, and provides three delay options. DFF cells are tied in series where the output (Q) of each delay cell goes to the next DFF cell. The sum of the number of DFF cells used will be the total propagation delay of the Pipe Delay logic cell.


See full list of Application Notes