



1.0 Overview

The SLG46116 provides a small, low power component for commonly used mixed-signal functions. The user creates their circuit design by programming the one time Non-Volatile Memory (NVM) to configure the interconnect logic, the I/O Pins and the macro cells of the SLG46116. This highly versatile device allows a wide variety of mixed-signal functions to be designed within a very small, low power single integrated circuit. The SLG46116 includes the following:

- Two Analog Comparators (ACMP)
- Four Combinatorial Look Up Tables (LUTs)
 - Two 2-bit LUTs
 - Two 3-bit LUTs
- Six Combination Function Macro cell
 - Two Selectable FF/Latch or 2-bit LUTs
 - Two Selectable FF/Latch or 3-bit LUTs
 - One Selectable Pipe Delay or 3-bit LUT
 - Pipe Delay – 8 stage / 2 output
 - One Selectable Counter/Delay or 4-bit LUT
- Three Counter / Delay Generators (CNT/DLY)
 - Three 8-bit counter/delays with external clock/reset
- Four D Flip-Flop / Latches (DFF) (Part of Combination Function Macrocell)
- Pipe Delay – 8 stage/2 output (Part of Combination Function Macrocell)
- Programmable Delay
- One Logic Functions – 1 Deglitch Filter
- Trimmed RC Oscillator (RC OSC)
- Power On Reset (POR)
- Soft-Start P-FET Power Switch
 - Power Switch I_{DS} : 1.25 A
 - Slew Rate Control
 - VIN: 1.5 V to 5.5 V
 - Low RDSON
 - 28.5 m Ω @ 5.0 V
 - 36.4 m Ω @ 3.3 V
 - 44.3 m Ω @ 2.5 V
 - 60.8 m Ω @ 1.8 V
 - 77.6 m Ω @ 1.5 V



2.0 Pin Description

2.1 Functional Pin Description

Pin #	Pin Name	Function
1	GPI	General Purpose Input
2	GPIO	General Purpose I/O or Analog Comparator 0 (+)
3	GPIO	General Purpose I/O or Analog Comparator 0 (-)
4	PWR_SW_ON	Input/Output
5	VIN	P-FET Power Switch Input
6	NC	No Connect
7	VOUT	P-FET Power Switch Output
8	GND	Ground
9	GND	Ground
10	GPIO	General Purpose I/O
11	GPIO	General Purpose I/O or POR Output
12	GPIO	General Purpose I/O with OE and Vref output
13	GPIO	General Purpose I/O or External Clock Input
14	VDD	Power Supply



3.0 User Programmability

Non-volatile memory (NVM) is used to configure the SLG46116's connection matrix routing and macro-cells. The NVM is One-Time-Programmable (OTP). However, Silego's GreenPAK development tools can be used to configure the connection matrix and macro-cells, without programming the NVM, to allow on-chip emulation. This configuration will remain active on the device as long as it remains powered and can be re-written as needed to facilitate rapid design changes.

When a design is ready for in-circuit testing, the same GreenPAK development tools can be used to program the NVM and create samples for small quantity builds. Once the NVM is programmed, the device will retain this configuration for the duration of its lifetime.

Once the design is finalized, the design file can be forwarded to Silego to integrate into the production process.




Figure 1. Steps to create a custom Silego GreenPAK device



4.0 Ordering Information

Part Number	Type
SLG46116V	STQFN 14L
SLG46116VTR	STQFN 14L - Tape and Reel (3k units)



5.0 Electrical Specifications

5.1 Absolute Maximum Conditions

Parameter	Condition	Min.	Max.	Unit
Supply voltage on VDD relative to GND		-0.5	7	V
DC Input voltage		GND - 0.5	VDD + 0.5	V
Current at Input Pin		-1.0	1.0	mA
Storage Temperature Range		-65	150	°C
Junction Temperature		--	150	°C
ESD Protection (Human Body Model)		2000	--	V
ESD Protection (Charged Device Model)		1000	--	V
Moisture Sensitivity Level		1		
P-FET Power Switch IDS_{PK}	For no more than 1 ms with 1% duty cycle	--	1.5	A

5.2 Electrical Characteristics (1.8V ±5% V_{DD})

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage		1.71	1.80	1.89	V
I _Q	Quiescent Current	Static Inputs and Outputs	--	0.5	--	μA
T _A	Operating Temperature		-40	25	85	°C
V _{PP}	Programming Voltage		7.25	7.50	7.75	V
V _{AIR}	Analog Input Voltage Range	ACMP with voltage gain divider	0	--	V _{DD}	V
		ACMP without voltage gain divider	0	--	1.1	V
V _{IH}	HIGH-Level Input Voltage	Logic Input	1.100	--	V _{DD}	V
		Logic Input with Schmitt Trigger	1.270	--	V _{DD}	V
		Low-Level Logic Input	0.980	--	V _{DD}	V
V _{IL}	LOW-Level Input Voltage	Logic Input	--	--	0.690	V
		Logic Input with Schmitt Trigger	--	--	0.440	V
		Low-Level Logic Input	--	--	0.520	V
I _{IH}	HIGH-Level Input Current	Logic Input Pins; V _{IN} = 1.8 V	-1.0	--	1.0	μA
I _{IL}	LOW-Level Input Current	Logic Input Pins; V _{IN} = 0 V	-1.0	--	1.0	μA
V _{OH}	HIGH-Level Output Voltage	Push-Pull 1X, Open Drain PMOS 1X, I _{OH} = 100 μA	1.680	1.790	--	V
		Push-Pull 2X, Open Drain PMOS 2X, I _{OH} = 100 μA	1.702	1.800	--	V
V _{OL}	LOW-Level Output Voltage	Push-Pull 1X, I _{OL} = 100 μA	--	0.020	0.030	V
		Push-Pull 2X, I _{OL} = 100 μA	--	0.010	0.020	V
		Open Drain NMOS 1X, I _{OL} = 100 μA	--	0.010	0.020	V
		Open Drain NMOS 2X, I _{OL} = 100 μA	--	0.010	0.010	V



Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
I _{OH}	HIGH-Level Output Current	Push-Pull 1X, Open Drain PMOS 1X, V _{OH} = V _{DD} - 0.2	1.040	1.400	--	mA
		Push-Pull 2X, Open Drain PMOS 2X, V _{OH} = V _{DD} - 0.2	2.150	2.710	--	mA
I _{OL}	LOW-Level Output Current	Push-Pull 1X, V _{OL} = 0.15 V	0.760	1.340	--	mA
		Push-Pull 2X, V _{OL} = 0.15 V	1.520	2.660	--	mA
		Open Drain NMOS 1X, V _{OL} = 0.15 V	1.530	2.670	--	mA
		Open Drain NMOS 2X, V _{OL} = 0.15 V	3.060	5.130	--	mA
T _{SU}	Startup Time	from VDD rising past 1.35 V	--	0.27	--	ms
PON _{THR}	Power On Threshold	V _{DD} Level Required to Start Up the Chip	1.182	1.346	1.505	V
POFF _{THR}	Power Off Threshold	V _{DD} Level Required to Switch Off the Chip	0.752	0.918	1.110	V
V _{IN}	Power Switch Input Voltage	-40 °C to 85 °C	1.5	--	5.0	V
I _{IN}	Power Switch Current (PIN 5)	when Off, V _{IN} = 5.0 V	--	0.02	0.1	μA
		when PWR_SW_ON = V _{IN} , No load	--	0.05	0.5	μA
I _{DS_LKG}	Leakage Measured from PIN 5 to PIN 7	when Off, V _{IN} = 5.0 V	--	0.05	1	μA
I _{ON_LKG}	PWR_SW_ON Pin Input Leakage		--	--	0.1	μA
R _{DS(ON)}	Static Drain to Source ON Resistance @ T _A 25°C	@ V _{IN} = 5.5 V	--	28.5	32.0	mΩ
		@ V _{IN} = 3.3 V	--	36.4	40.0	mΩ
		@ V _{IN} = 2.5 V	--	44.3	49.0	mΩ
		@ V _{IN} = 1.8 V	--	60.8	65.0	mΩ
		@ V _{IN} = 1.5 V	--	77.6	82.0	mΩ
R _{DS(ON)}	Static Drain to Source ON Resistance @ T _A 85°C	@ V _{IN} = 5.5 V	--	34.0	36.0	mΩ
		@ V _{IN} = 3.3 V	--	43.8	46.0	mΩ
		@ V _{IN} = 2.5 V	--	53.3	56.0	mΩ
		@ V _{IN} = 1.8 V	--	72.2	76.0	mΩ
		@ V _{IN} = 1.5 V	--	90.7	94.0	mΩ
IDS	Operating Current	V _{IN} = 1.5 V to 5.0 V	--	--	1.25	A
T _{On_Delay}	PWR_SW_ON pin Delay Time	50% PWR_SW_ON to Ramp Begin, V _{IN} = 5 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	12.0	15.0	18.5	μs
		50% PWR_SW_ON to Ramp Begin, V _{IN} = 3.3 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	17.0	22.0	30.0	μs
		50% PWR_SW_ON to Ramp Begin, V _{IN} = 1.5 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	44.0	55.0	76.0	μs



Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
T _{Total_On}	Total Turn On Time	50% PWR_SW_ON to 90% VOUT, V _{IN} = 5 V, VOUT_Cap = 0.1 μF, R _L = 10 Ω	114	122	134	μs
		50% PWR_SW_ON to 90% VOUT, V _{IN} = 3.3 V, VOUT_Cap = 0.1 μF, R _L = 10 Ω	146	156	176	μs
		50% PWR_SW_ON to 90% VOUT, V _{IN} = 1.5 V, VOUT_Cap = 0.1 μF, R _L = 10 Ω	292	332	399	μs
T _{RISE}	Rise Time	10% VOUT to 90% VOUT, V _{IN} = 5.0 V, VOUT_Cap = 0.1 μF, R _L = 10 Ω	92	97	107	μs
		10% VOUT to 90% VOUT, V _{IN} = 3.3 V, VOUT_Cap = 0.1 μF, R _L = 10 Ω	116	120	131	μs
		10% VOUT to 90% VOUT, V _{IN} = 1.5 V, VOUT_Cap = 0.1 μF, R _L = 10 Ω	228	253	296	μs
PWR_SW_ON_V _{IH}	Initial Turn On Voltage		0.85	--	V _{IN} or V _{DD}	V
PWR_SW_ON_V _{IL}	Low Input Voltage on PWR_SW_ON pin		-0.3	0	0.3	V
T _{Delay_Off}	Off Delay Time	50% PWR_SW_ON to VOUT Fall, V _{IN} = 5 V, R _L = 10 Ω	6.2	6.5	7.0	μs

**5.3 Electrical Characteristics (3.3V ±10% V_{DD})**

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage		3.0	3.3	3.6	V
I _Q	Quiescent Current	Static Inputs and Outputs	--	0.75	--	μA
T _A	Operating Temperature		-40	25	85	°C
V _{PP}	Programming Voltage		7.25	7.50	7.75	V
V _{AIR}	Analog Input Voltage Range	ACMP with voltage gain divider	0	--	V _{DD}	V
		ACMP without voltage gain divider	0	--	1.2	V
V _{IH}	HIGH-Level Input Voltage	Logic Input	1.780	--	V _{DD}	V
		Logic Input with Schmitt Trigger	2.130	--	V _{DD}	V
		Low-Level Logic Input	1.130	--	V _{DD}	V
V _{IL}	LOW-Level Input Voltage	Logic Input	--	--	1.210	V
		Logic Input with Schmitt Trigger	--	--	0.950	V
		Low-Level Logic Input	--	--	0.690	V
I _{IH}	HIGH-Level Input Current	Logic Input Pins; V _{IN} = 3.3 V	-1.0	--	1.0	μA
I _{IL}	LOW-Level Input Current	Logic Input Pins; V _{IN} = 0 V	-1.0	--	1.0	μA
V _{OH}	HIGH-Level Output Voltage	Push-Pull 1X, Open Drain PMOS 1X, I _{OH} = 3 mA	2.710	3.090	--	V
		Push-Pull 2X, Open Drain PMOS 2X, I _{OH} = 3 mA	2.870	3.190	--	V
V _{OL}	LOW-Level Output Voltage	Push-Pull 1X, I _{OL} = 3 mA	--	0.180	0.280	V
		Push-Pull 2X, I _{OL} = 3 mA	--	0.090	0.130	V
		Open Drain NMOS 1X, I _{OL} = 3 mA	--	0.090	0.130	V
		Open Drain NMOS 2X, I _{OL} = 3 mA	--	0.050	0.070	V
I _{OH}	HIGH-Level Output Current	Push-Pull 1X, Open Drain PMOS 1X, V _{OH} = 2.4 V	5.830	10.180	--	mA
		Push-Pull 2X, Open Drain PMOS 2X, V _{OH} = 2.4 V	11.264	19.660	--	mA
I _{OL}	LOW-Level Output Current	Push-Pull 1X, V _{OL} = 0.4 V	4.060	6.440	--	mA
		Push-Pull 2X, V _{OL} = 0.4 V	8.130	12.360	--	mA
		Open Drain NMOS 1X, V _{OL} = 0.4 V	8.130	12.410	--	mA
		Open Drain NMOS 2X, V _{OL} = 0.4 V	16.260	22.900	--	mA
T _{SU}	Startup Time	from V _{DD} rising past 1.35 V	--	0.27	-	ms
PON _{THR}	Power On Threshold	V _{DD} Level Required to Start Up the Chip	1.182	1.346	1.505	V
POFF _{THR}	Power Off Threshold	V _{DD} Level Required to Switch Off the Chip	0.752	0.918	1.110	V
V _{IN}	Power Switch Input Voltage	-40 °C to 85 °C	1.5	--	5.0	V



Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
I _{IN}	Power Switch Current (PIN 5)	when Off, V _{IN} = 5.0 V	--	0.02	0.1	μA
		when PWR_SW_ON = V _{IN} , No load	--	0.05	0.5	μA
I _{DS_LKG}	Leakage Measured from PIN 5 to PIN 7	when Off, V _{IN} = 5.0 V	--	0.05	1	μA
I _{ON_LKG}	PWR_SW_ON Pin Input Leakage		--	--	0.1	μA
R _{DS(ON)}	Static Drain to Source ON Resistance @ T _A 25°C	@ V _{IN} = 5.5 V	--	28.5	32.0	mΩ
		@ V _{IN} = 3.3 V	--	36.4	40.0	mΩ
		@ V _{IN} = 2.5 V	--	44.3	49.0	mΩ
		@ V _{IN} = 1.8 V	--	60.8	65.0	mΩ
		@ V _{IN} = 1.5 V	--	77.6	82.0	mΩ
R _{DS(ON)}	Static Drain to Source ON Resistance @ T _A 85°C	@ V _{IN} = 5.5 V	--	34.0	36.0	mΩ
		@ V _{IN} = 3.3 V	--	43.8	46.0	mΩ
		@ V _{IN} = 2.5 V	--	53.3	56.0	mΩ
		@ V _{IN} = 1.8 V	--	72.2	76.0	mΩ
		@ V _{IN} = 1.5 V	--	90.7	94.0	mΩ
IDS	Operating Current	V _{IN} = 1.5 V to 5.0 V	--	--	1.25	A
T _{On_Delay}	PWR_SW_ON pin Delay Time	50% PWR_SW_ON to Ramp Begin, V _{IN} = 5 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	12.0	15.0	18.5	μs
		50% PWR_SW_ON to Ramp Begin, V _{IN} = 3.3 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	17.0	22.0	30.0	μs
		50% PWR_SW_ON to Ramp Begin, V _{IN} = 1.5 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	44.0	55.0	76.0	μs
T _{Total_On}	Total Turn On Time	50% PWR_SW_ON to 90% V _{OUT} , V _{IN} = 5 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	114	122	134	μs
		50% PWR_SW_ON to 90% V _{OUT} , V _{IN} = 3.3 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	146	156	176	μs
		50% PWR_SW_ON to 90% V _{OUT} , V _{IN} = 1.5 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	292	332	399	μs
T _{RISE}	Rise Time	10% V _{OUT} to 90% V _{OUT} , V _{IN} = 5.0 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	92	97	107	μs
		10% V _{OUT} to 90% V _{OUT} , V _{IN} = 3.3 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	116	120	131	μs
		10% V _{OUT} to 90% V _{OUT} , V _{IN} = 1.5 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	228	253	296	μs
PWR_SW_ON_V _{IH}	Initial Turn On Voltage		0.85	--	V _{IN} or V _{DD}	V
PWR_SW_ON_V _{IL}	Low Input Voltage on PWR_SW_ON pin		-0.3	0	0.3	V



Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
$T_{\text{Delay_Off}}$	Off Delay Time	50% PWR_SW_ON to VOUT Fall, $V_{\text{IN}} = 5 \text{ V}$, $R_{\text{L}} = 10 \Omega$	6.2	6.5	7.0	μs

**5.4 Electrical Characteristics (5V ±10% V_{DD})**

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage		4.5	5.0	5.5	V
I _Q	Quiescent Current	Static Inputs and Outputs	--	1.0	--	μA
T _A	Operating Temperature		-40	25	85	°C
V _{PP}	Programming Voltage		7.25	7.50	7.75	V
V _{AIR}	Analog Input Voltage Range	ACMP with voltage gain divider	0	--	V _{DD}	V
		ACMP without voltage gain divider	0	--	1.2	V
V _{IH}	HIGH-Level Input Voltage	Logic Input	2.640	--	V _{DD}	V
		Logic Input with Schmitt Trigger	3.160	--	V _{DD}	V
		Low-Level Logic Input	1.230	--	V _{DD}	V
V _{IL}	LOW-Level Input Voltage	Logic Input	--	--	1.840	V
		Logic Input with Schmitt Trigger	--	--	1.510	V
		Low-Level Logic Input	--	--	0.780	V
I _{IH}	HIGH-Level Input Current	Logic Input Pins; V _{IN} = 5 V	-1.0	--	1.0	μA
I _{IL}	LOW-Level Input Current	Logic Input Pins; V _{IN} = 0 V	-1.0	--	1.0	μA
V _{OH}	HIGH-Level Output Voltage	Push-Pull 1X, Open Drain PMOS 1X, I _{OH} = 5 mA	4.150	4.730	--	V
		Push-Pull 2X, Open Drain PMOS 2X, I _{OH} = 5 mA	4.300	4.860	--	V
V _{OL}	LOW-Level Output Voltage	Push-Pull 1X, I _{OL} = 5 mA	--	0.230	0.330	V
		Push-Pull 2X, I _{OL} = 5 mA	--	0.120	0.160	V
		Open Drain NMOS 1X, I _{OL} = 5 mA	--	0.120	0.160	V
		Open Drain NMOS 2X, I _{OL} = 5 mA	--	0.070	0.090	V
I _{OH}	HIGH-Level Output Current	Push-Pull 1X, Open Drain PMOS 1X, V _{OH} = 2.4 V	21.808	29.100	--	mA
		Push-Pull 2X, Open Drain PMOS 2X, V _{OH} = 2.4 V	40.598	56.080	--	mA
I _{OL}	LOW-Level Output Current	Push-Pull 1X, V _{OL} = 0.4 V	6.010	9.730	--	mA
		Push-Pull 2X, V _{OL} = 0.4 V	11.590	19.460	--	mA
		Open Drain NMOS 1X, V _{OL} = 0.4 V	11.760	19.460	--	mA
		Open Drain NMOS 2X, V _{OL} = 0.4 V	19.120	35.621	--	mA
T _{SU}	Startup Time	from V _{DD} rising past 1.35 V	--	0.27	-	ms
PON _{THR}	Power On Threshold	V _{DD} Level Required to Start Up the Chip	1.182	1.346	1.505	V
POFF _{THR}	Power Off Threshold	V _{DD} Level Required to Switch Off the Chip	0.752	0.918	1.110	V
V _{IN}	Power Switch Input Voltage	-40 °C to 85 °C	1.5	--	5.0	V



Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
I _{IN}	Power Switch Current (PIN 5)	when Off, V _{IN} = 5.0 V	--	0.02	0.1	μA
		when PWR_SW_ON = V _{IN} , No load	--	0.05	0.5	μA
I _{DS_LKG}	Leakage Measured from PIN 5 to PIN 7	when Off, V _{IN} = 5.0 V	--	0.05	1	μA
I _{ON_LKG}	PWR_SW_ON Pin Input Leakage		--	--	0.1	μA
R _{DS_ON}	Static Drain to Source ON Resistance @ T _A 25°C	@ V _{IN} = 5.5 V	--	28.5	32.0	mΩ
		@ V _{IN} = 3.3 V	--	36.4	40.0	mΩ
		@ V _{IN} = 2.5 V	--	44.3	49.0	mΩ
		@ V _{IN} = 1.8 V	--	60.8	65.0	mΩ
		@ V _{IN} = 1.5 V	--	77.6	82.0	mΩ
R _{DS_ON}	Static Drain to Source ON Resistance @ T _A 85°C	@ V _{IN} = 5.5 V	--	34.0	36.0	mΩ
		@ V _{IN} = 3.3 V	--	43.8	46.0	mΩ
		@ V _{IN} = 2.5 V	--	53.3	56.0	mΩ
		@ V _{IN} = 1.8 V	--	72.2	76.0	mΩ
		@ V _{IN} = 1.5 V	--	90.7	94.0	mΩ
IDS	Operating Current	V _{IN} = 1.5 V to 5.0 V	--	--	1.25	A
T _{On_Delay}	PWR_SW_ON pin Delay Time	50% PWR_SW_ON to Ramp Begin V _{IN} = 5 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	12.0	15.0	18.5	μs
		50% PWR_SW_ON to Ramp Begin V _{IN} = 3.3 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	17.0	22.0	30.0	μs
		50% PWR_SW_ON to Ramp Begin V _{IN} = 1.5 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	44.0	55.0	76.0	μs
T _{Total_On}	Total Turn On Time	50% PWR_SW_ON to 90% V _{OUT} V _{IN} = 5 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	114	122	134	μs
		50% PWR_SW_ON to 90% V _{OUT} V _{IN} = 3.3 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	146	156	176	μs
		50% PWR_SW_ON to 90% V _{OUT} V _{IN} = 1.5 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	292	332	399	μs
T _{RISE}	Rise Time	10% V _{OUT} to 90% V _{OUT} V _{IN} = 5.0 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	92	97	107	μs
		10% V _{OUT} to 90% V _{OUT} V _{IN} = 3.3 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	116	120	131	μs
		10% V _{OUT} to 90% V _{OUT} V _{IN} = 1.5 V, V _{OUT_Cap} = 0.1 μF, R _L = 10 Ω	228	253	296	μs
PWR_SW_ON_V _{IH}	Initial Turn On Voltage		0.85	--	V _{IN} or V _{DD}	V
PWR_SW_ON_V _{IL}	Low Input Voltage on PWR_SW_ON pin		-0.3	0	0.3	V



Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
$T_{\text{Delay_Off}}$	Off Delay Time	50% PWR_SW_ON to VOUT Fall, $V_{\text{IN}} = 5 \text{ V}, R_{\text{L}} = 10 \Omega$	6.2	6.5	7.0	μs

**5.5 IDD Estimator****Table 1. Typical Current estimated for each block.**

Symbol	Parameter	Note	V _{DD} = 1.8 V	V _{DD} = 3.3V	V _{DD} = 5.0V	Unit
I	Current	Chip Quiescent	0.5	0.8	1.0	μA
		Vref	56.9	56.9	63.3	μA
		Vref Buffer (each)	2.7	13.0	13.7	μA
		OSC 25 kHz, predivide = 1	3.1	4.8	6.4	μA
		OSC 25 kHz, predivide = 8	3.0	4.5	6.0	μA
		OSC 2 MHz, predivide = 1	27.4	45.4	67.4	μA
		OSC 2 MHz, predivide = 8	17.5	23.7	29.5	μA
		1st ACMP used (includes Vref)	60.6	62.0	68.4	μA
		Each additional ACMP add	3.7	4.9	5.1	μA

5.6 Timing Estimator**Table 2. Typical Delay estimated for each block.**

Symbol	Parameter	Note	V _{DD} = 1.8 V		V _{DD} = 3.3V		V _{DD} = 5.0V		Unit
			rising	falling	rising	falling	rising	falling	
tpd	Delay	Digital Input without Schmitt Trigger - Push Pull	35.3	34.4	14.5	14.3	10.3	10.5	ns
tpd	Delay	Digital Input with Schmitt Trigger - Push Pull	34.8	32.9	14.2	13.8	10.0	10.1	ns
tpd	Delay	Low Voltage Digital input - Push Pull	37.8	450.0	15.0	208.2	10.5	142.3	ns
tpd	Delay	Digital Input without Schmitt Trigger -- NMOS	—	73.5	—	26.0	—	16.3	ns
tpd	Delay	Output enable from pin, OE Hi-Z to 1	44.6	—	17.9	—	12.4	—	ns
tpd	Delay	Output enable from pin, OE Hi-Z to 0	—	43.0	—	17.6	—	12.5	ns
tpd	Delay	2-bit LUT (Latch shared block inputs)	29.6	24.8	11.5	10.1	8.2	6.9	ns
tpd	Delay	Latch (2-bit LUT shared block inputs)	29.2	31.5	11.8	12.5	8.4	8.4	ns
tpd	Delay	3-bit LUT (LATCH shared block inputs)	33.0	27.4	12.8	11.1	9.1	7.5	ns
tpd	Delay	Latch with nRST/nSET (3-bit LUT shared block inputs)	29.9	32.4	12.1	13.0	8.7	8.7	ns
tpd	Delay	4-bit LUT (shared block inputs)	29.2	27.2	11.2	10.8	8.0	7.3	ns
tpd	Delay	2-bit LUT	19.4	18.8	7.2	7.4	5.1	5.0	ns
tpd	Delay	3-bit LUT	22.3	22.7	8.3	8.9	6.0	5.9	ns
tpd	Delay	CNT/DLY	38.4	36.0	15.2	15.1	10.8	10.4	ns
tpd	Delay	CNT/DLY (shared block inputs)	41.0	36.2	16.3	15.6	11.5	10.9	ns
tpd	Delay	CNT3/DLY3 Rising Edge Detect (shared block inputs)	39.7	—	15.7	—	11.1	—	ns
tpd	Delay	CNT3/DLY3 Falling Edge Detect (shared block inputs)	—	41.5	—	16.9	—	11.6	ns
tpd	Delay	CNT3/DLY3 Both Edge Detect (shared block inputs)	39.7	41.5	15.7	16.9	11.1	11.6	ns
tpd	Delay	Filter	183.1	186.2	73.5	75.7	47.9	50.2	ns



5.7 Typical Counter/Delay Offset Measurements

Table 3. Typical Counter/Delay Offset Measurements.

Parameter	RC OSC Freq	RC OSC Power	V _{DD} = 1.8 V	V _{DD} = 3.3V	V _{DD} = 5.0V	Unit
offset	25kHz	auto	19	14	12	μs
offset	2MHz	auto	7	4	4	μs
frequency settling time	25kHz	auto	19	14	12	μs
frequency settling time	2MHz	auto	14	14	14	μs
variable (CLK period)	25kHz	forced	0-40	0-40	0-40	μs
variable (CLK period)	2MHz	forced	0-0.5	0-0.5	0-0.5	μs
tpd (non-delayed edge)	25kHz/2MHz	either	35	14	10	ns

5.8 Expected Delays and Widths

Table 4. Expected Delays and Widths for Programmable Delay(typical).

Symbol	Parameter	Note	V _{DD} = 1.8 V	V _{DD} = 3.3V	V _{DD} = 5.0V	Unit
time1	Width, 1 cell	PDLY mode:(any)edge detect, edge detect output	272.4	128.8	97.5	ns
time1	Width, 2 cell	PDLY mode:(any)edge detect, edge detect output	582.7	272.6	205.1	ns
time1	Width, 3 cell	PDLY mode:(any)edge detect, edge detect output	893.4	416.6	312.9	ns
time1	Width, 4 cell	PDLY mode:(any)edge detect, edge detect output	1203.4	560.6	420.9	ns
time2	Delay, 1 cell	PDLY mode:(any)edge detect, edge detect output	39.3	15.7	10.9	ns
time2	Delay, 2 cell	PDLY mode:(any)edge detect, edge detect output	39.3	15.7	10.9	ns
time2	Delay, 3 cell	PDLY mode:(any)edge detect, edge detect output	39.3	15.7	10.9	ns
time2	Delay, 4 cell	PDLY mode:(any)edge detect, edge detect output	39.3	15.7	10.9	ns
time1	Delay, 1 cell	PDLY mode: both edge delay (shared block inputs)	354	161.5	120.1	ns
time1	Delay, 2 cell	PDLY mode: both edge delay (shared block inputs)	664.2	305.2	227.8	ns
time1	Delay, 3 cell	PDLY mode: both edge delay (shared block inputs)	974.9	449.1	335.7	ns
time1	Delay, 4 cell	PDLY mode: both edge delay (shared block inputs)	1284.8	593.1	443.6	ns
time1	Width	CNT3/DLY3 Rising Edge Detect (shared block inputs)	63.6	32.4	22.9	ns
time1	Width	CNT3/DLY3 Falling Edge Detect (shared block inputs)	61.3	31.1	22.5	ns
time1	Width	CNT3/DLY3 Both Edge Detect (shared block inputs)	62.2	31.6	22.7	ns




5.9 Typical Pulse Width Performance

Table 5. Typical Pulse Width Performance.


Parameter	V _{DD} = 1.8 V	V _{DD} = 3.3V	V _{DD} = 5.0V	Unit
Filtered Pulse Width	< 150	< 55	< 35	ns

5.10 VIN vs. Max IDS, Safe Operation Area





5.11 T_{Total_On} , T_{On_Delay} and Slew Rate Measurement





6.0 Summary of Macro Cell Function

6.1 I/O Pins

- Digital Input (low voltage or normal voltage, with or without Schmitt Trigger)
- Open Drain Outputs
- Push Pull Outputs
- Analog I/O
- 10 k Ω /100 k Ω /1 M Ω pull-up/pull-down resistors

6.2 Connection Matrix

- Digital matrix for circuit connections based on user design

6.3 Analog Comparators (2 total)

- Selectable hysteresis 0 mV/25 mV/50 mV/200 mV

6.4 Voltage Reference

- Used for references on Analog Comparators
- Can also be driven to external pins

6.5 Combinational Logic Look Up Tables (LUTs – 4 total)

- Two 2-bit Lookup Tables
- Two 3-bit Lookup Tables

6.6 Combination Function Macrocells (6 total)

- Two Selectable FF/Latch or 2-bit LUTs
- Two Selectable FF/Latch or 3-bit LUTs
- One Selectable Pipe Delay or 3-bit LUT
- One Selectable CNT/DLY or 4-bit LUT

6.7 Delays/Counters (3 total)

- Three 8-bit delays/counters with external clock/reset: Range 1-255 clock cycles

6.8 Pipe Delay (Part of Combination Function Macrocell)

- 8 stage / 2 output
- Two 1-8 stage selectable outputs.

6.9 Programmable Delay

- 125 ns/250 ns/375 ns/500 ns @ 3.3 V
- Includes Edge Detection function

6.10 Additional Logic Functions (1 total)

- One Deglitch filter macro cell



6.11 RC Oscillator

- 25 kHz and 2 MHz selectable frequency
- First stage divider (4): OSC/1, OSC/2, OSC/4, and OSC/8
- Second stage divider (8): selectable (OSC/1, OSC/2, OSC/3, OSC/4, OSC/8, OSC/12, OSC/24, or OSC/64)

6.12 Power On Reset (POR)



7.0 I/O Pins

The SLG46116 has a total of 7 multi-function I/O pins which can function as either a user defined Input or Output, as well as serving as a special function (such as outputting the voltage reference). Refer to Section 2.0 Pin Description for pin definitions.

Of the 7 user defined I/O pins on the SLG46116, all but one of the pins (Pin 1) can serve as both digital input and digital output. Pin 1 can only serve as a digital input pin.

7.1 Input Modes

Each I/O pin can be configured as a digital input pin with/without buffered Schmitt trigger, or can also be configured as a low voltage digital input. Pins 2 and 3 can also be configured to serve as analog inputs to the on-chip comparators.

7.2 Output Modes

Pins 2, 3, 10, 11, 12, and 13 can all be configured as digital output pins.

7.3 Pull Up/Down Resistors

All I/O pins have the option for user selectable resistors connected to the input structure. The selectable values on these resistors are 10 k Ω , 100 k Ω and 1 M Ω . In the case of Pin 1, the resistors are fixed to a pull-down configuration. In the case of all other I/O pins, the internal resistors can be configured as either pull-up or pull-downs.

7.4 I/O Register Settings
7.4.1 PIN 1 Register Settings
Table 6. PIN 1 Register Settings

Signal Function	Register Bit Address	Register Definition
PIN 1 Mode Control	reg <380:379>	00: Digital Input without Schmitt trigger 01: Digital Input with Schmitt trigger 10: Low voltage digital input 11: Reserved
PIN 1 Pull Down Resistor Value Selection	reg <382:381>	00: Floating 01: 10 kΩ Resistor 10: 100 kΩ Resistor 11: 1 MΩ Resistor

7.4.2 PIN 2 Register Settings
Table 7. PIN 2 Register Settings

Signal Function	Register Bit Address	Register Definition
PIN 2 Mode Control	reg <385:383>	000: Digital Input without Schmitt trigger 001: Digital Input with Schmitt trigger 010: Low voltage digital input 011: Analog Input / Output 100: Push Pull 101: Open Drain NMOS 110: Open Drain PMOS 111: Analog Input / Output & Open drain
PIN 2 Pull Up/Down Resistor Value Selection	reg <387:386>	00: Floating 01: 10 kΩ Resistor 10: 100 kΩ Resistor 11: 1 MΩ Resistor
PIN 2 Pull Up/Down Resistor Selection	reg <388>	0: Pull Down Resistor 1: Pull Up Resistor
PIN2 Driver Strength Selection	reg <389>	0: 1X 1: 2X

7.4.3 PIN 3 Register Settings
Table 8. PIN 3 Register Settings

Signal Function	Register Bit Address	Register Definition
PIN 3 Mode Control	reg <392:390>	000: Digital Input without Schmitt trigger 001: Digital Input with Schmitt trigger 010: Low voltage digital input 011: Analog Input / Output 100: Push Pull 101: Open Drain NMOS 110: Open Drain PMOS 111: Analog Input / Output & Open drain
PIN 3 Pull Up/Down Resistor Value Selection	reg <394:393>	00: Floating 01: 10 kΩ Resistor 10: 100 kΩ Resistor 11: 1 MΩ Resistor
PIN 3 Pull Up/Down Resistor Selection	reg <395>	0: Pull Down Resistor 1: Pull Up Resistor
PIN 3 Driver Strength Selection	reg <396>	0: 1X 1: 2X

7.4.4 PIN 10 Register Settings
Table 9. PIN 10 Register Settings

Signal Function	Register Bit Address	Register Definition
PIN 10 Mode Control	reg <406:404>	000: Digital Input without Schmitt trigger 001: Digital Input with Schmitt trigger 010: Low voltage digital input 011: Analog Input / Output 100: Push Pull 101: Open Drain NMOS 110: Open Drain PMOS 111: Analog Input / Output & Open drain
PIN 10 Pull Up/Down Resistor Value Selection	reg <408:407>	00: Floating 01: 10 kΩ Resistor 10: 100 kΩ Resistor 11: 1 MΩ Resistor
PIN 10 Pull Up/Down Resistor Selection	reg <409>	0: Pull Down Resistor 1: Pull Up Resistor
PIN 10 Driver Strength Selection	reg <410>	0: 1X 1: 2X

7.4.5 PIN 11 Register Settings
Table 10. PIN 11 Register Settings

Signal Function	Register Bit Address	Register Definition
PIN 11 Mode Control	reg <413:411>	000: Digital Input without Schmitt trigger 001: Digital Input with Schmitt trigger 010: Low voltage digital input 011: Analog Input / Output 100: Push Pull 101: Open Drain NMOS 110: Open Drain PMOS 111: Analog Input / Output & Open drain
PIN 11 Pull Up/Down Resistor Value Selection	reg <415:414>	00: Floating 01: 10 kΩ Resistor 10: 100 kΩ Resistor 11: 1 MΩ Resistor
PIN 11 Pull Up/Down Resistor Selection	reg <416>	0: Pull Down Resistor 1: Pull Up Resistor
PIN 11 Driver Strength Selection	reg <417>	0: 1X 1: 2X

7.4.6 PIN 12 Register Settings
Table 11. PIN 12 Register Settings

Signal Function	Register Bit Address	Register Definition
PIN 12 Mode Control (sig_PIN12_oe =0)	reg <419:418>	00: Digital Input without Schmitt trigger 01: Digital Input with Schmitt trigger 11: Low Voltage Digital Input 10: Analog Input / Output
PIN 12 Mode Control (sig_PIN12_oe =1)	reg <421:420>	00: Push Pull 1X 01: Push Pull 2X 10: Open Drain NMOS 1X 11: Open Drain NMOS 2X
PIN 12 Pull Up/Down Resistor Value Selection	reg <423:422>	00: Floating 01: 10 kΩ Resistor 10: 100 kΩ Resistor 11: 1 MΩ Resistor
PIN 12 Pull Up/Down Resistor Selection	reg <424>	0: Pull Down Resistor 1: Pull Up Resistor



7.4.7 PIN 13 Register Settings

Table 12. PIN 13 Register Settings

Signal Function	Register Bit Address	Register Definition
PIN 13 Mode Control	reg <427:425>	000: Digital Input without Schmitt trigger 001: Digital Input with Schmitt trigger 010: Low voltage digital input 011: Analog Input / Output 100: Push Pull 101: Open Drain NMOS 110: Open Drain PMOS 111: Analog Input / Output & Open drain
PIN 13 Pull Up/Down Resistor Value Selection	reg <429:428>	00: Floating 01: 10 k Ω Resistor 10: 100 k Ω Resistor 11: 1 M Ω Resistor
PIN 13 Pull Up/Down Resistor Selection	reg <430>	0: Pull Down Resistor 1: Pull Up Resistor
PIN 13 Driver Strength Selection	reg <431>	0: 1X 1: 2X



7.5 GPI IO Structure

7.5.1 GPI IO Structure (for Pin 1)

Input Mode [1:0]
 00: Digital In without Schmitt Trigger, wosmt_en=1
 01: Digital In with Schmitt Trigger, smt_en=1
 10: Low Voltage Digital In mode, lv_en = 1
 11: Reserved




Figure 2. PIN 2 GPI IO Structure Diagram



7.6 Matrix OE IO Structure

7.6.1 Matrix OE IO Structure (for Pin 12)

Input Mode [1:0]

- 00: Digital In without Schmitt Trigger, wosmt_en=1
- 01: Digital In with Schmitt Trigger, smt_en=1
- 10: Low Voltage Digital In mode, lv_en = 1
- 11: analog IO mode

Output Mode [1:0]

- 00: 1x push-pull mode, pp1x_en=1
- 01: 2x push-pull mode, pp2x_en=1, pp1x_en=1
- 10: 1x NMOS open drain mode, od1x_en=1
- 11: 2x NMOS open drain mode, od2x_en=1, od1x_en=1




Figure 3. Matrix OE IO Structure Diagram



7.7 Register OE IO Structure

7.7.1 Register OE IO Structure (for Pins 2, 3, 10, 11, 13)




Figure 4. Register OE IO Structure Diagram



8.0 Connection Matrix

The Connection Matrix in the SLG46116 is used to create the internal routing for internal functions of the device once it is programmed. The registers are programmed from the one-time NVM cell during Test Mode Operation. All of the connection point for each logic cell within the SLG46116 has a specific digital bit code assigned to it that is either set to active “High” or inactive “Low” based on the design that is created. Once the 1024 register bits within the SLG46116 are programmed a fully custom circuit will be created.

The Connection Matrix has 32 inputs and 44 outputs. Each of the 32 inputs to the Connection Matrix is hard-wired to a particular source macrocell, including I/O pins, LUTs, analog comparators, other digital resources and V_{DD} and V_{SS}. The input to a digital macrocell uses a 5-bit register to select one of these 32 input lines.

For a complete list of the SLG46116’s register table, see Section 19.0 Appendix A - SLG46116 Register Definition.

Matrix Input Signal Functions	N					
VSS	0					
PIN 1 Digital In	1					
PIN 2 Digital In	2					
PIN 3 Digital In	3					
⋮	⋮					
PIN 13 Digital In	30					
VDD	31					
Matrix Inputs	N	0	1	2	⋮	43
	Registers	reg <4:0>	reg <9:5>	reg <14:10>	⋮	reg <219:215>
	Function	PIN 2 Digital Output Source	PIN 3 Digital Output Source	PIN 4 Digital Output Source	⋮	PIN 13 Digital Output Source
Matrix Outputs						

Figure 5. Connection Matrix




Figure 6. Connection Matrix Example



8.1 Matrix Input Table

Table 13. Matrix Input Table

N	Matrix Input Signal Function	Matrix Decode				
		4	3	2	1	0
0	VSS	0	0	0	0	0
1	PIN 1 digital Input	0	0	0	0	1
2	PIN 2 digital Input	0	0	0	1	0
3	PIN 3 digital Input	0	0	0	1	1
4	PIN 4 digital Input	0	0	1	0	0
5	LUT2_0 output (DFF/LATCH_0 output)	0	0	1	0	1
6	LUT2_1 output (DFF/LATCH_1 output)	0	0	1	1	0
7	LUT2_2 output	0	0	1	1	1
8	LUT2_3 output	0	1	0	0	0
9	LUT3_0 output (DFF/LATCH_2 output with resetb or seb)	0	1	0	0	1
10	LUT3_1 output (DFF/LATCH_3 output with resetb or seb)	0	1	0	1	0
11	LUT3_2 output	0	1	0	1	1
12	LUT3_3 output	0	1	1	0	0
13	LUT3_4 output(pipe delay ouput0)	0	1	1	0	1
14	pipe delay ouput1	0	1	1	1	0
15	LUT4_0 output (CNT_DLY2 output (8 bit w/ ext CK,reset))	0	1	1	1	1
16	CNT_DLY0 output (8 bit w/ ext CK (shared bottom delay/cnt),reset)	1	0	0	0	0
17	CNT_DLY1 output (8 bit w/ ext CK (from dedicated matrix output),reset)	1	0	0	0	1
18	CNT_DLY3 (8 bit) output	1	0	0	1	0
19	ACMP_0 output	1	0	0	1	1
20	ACMP_1 output	1	0	1	0	0
21	Edge detect output	1	0	1	0	1
22	Programmable delay with edge detector output (Deglitch filter output)	1	0	1	1	0
23	internal oscillator output1 (one of /1,/2,/3,/4,/8,12/,24/,64/ selected by REG)	1	0	1	1	1
24	internal oscillator output2 (one of /1,/2,/3,/4,/8,12/,24/,64/ selected by REG)	1	1	0	0	0
25	Bandgap OK signal	1	1	0	0	1
26	Resetb_core as matrix input	1	1	0	1	0
27	PIN 10 digital Input	1	1	0	1	1
28	PIN 11 digital Input	1	1	1	0	0
29	PIN 12 digital Input	1	1	1	0	1
30	PIN 13 digital Input	1	1	1	1	0
31	VDD	1	1	1	1	1

**8.2 Matrix Output Table****Table 14. Matrix Output Table**

Register Bit Address	Matrix Output Signal Function	Matrix Output Number
reg <4:0>	PIN 2 digital out source	0
reg <9:5>	PIN 3 digital out source	1
reg <14:10>	PIN 4 digital out source	2
reg <19:15>	PIN 4 output enable and ON input of P-FET Power Switch	3
reg <24:20>	in0 of LUT2_0 (Clock Input of DFF0)	4
reg <29:25>	in1 of LUT2_0 (Data Input of DFF0)	5
reg <34:30>	in0 of LUT2_1 (Clock Input of DFF1)	6
reg <39:35>	in1 of LUT2_1 (Data Input of DFF1)	7
reg <44:40>	in0 of LUT2_2	8
reg <49:45>	in1 of LUT2_2	9
reg <54:50>	in0 of LUT2_3	10
reg <59:55>	in1 of LUT2_3	11
reg <64:60>	in0 of LUT3_0 (Clock Input of DFF2 with nReset/nSet)	12
reg <69:60>	in1 of LUT3_0 (Data input of DFF2 with nReset/nSet)	13
reg <74:70>	in2 of LUT3_0 (Resetb or Setb of DFF2 with nReset/nSet)	14
reg <79:75>	in0 of LUT3_1 (Clock Input of DFF3 with nReset/nSet)	15
reg <84:80>	in1 of LUT3_1 (Data input of DFF3 with nReset/nSet)	16
reg <89:85>	in2 of LUT3_1 (Resetb or Setb of DFF3 with nReset/nSet)	17
reg <94:90>	in0 of LUT3_2	18
reg <99:95>	in1 of LUT3_2	19
reg <104:100>	in2 of LUT3_2	20
reg <109:105>	in0 of LUT3_3	21
reg <114:110>	in1 of LUT3_3	22
reg <119:115>	in2 of LUT3_3	23
reg <124:120>	in0 of LUT3_4 (Input of pipe delay)	24
reg <129:125>	in1 of LUT3_4 (Resetb of pipe delay)	25
reg <134:130>	in2 of LUT3_4 (Clock of pipe delay)	26
reg <139:135>	in0 of LUT4_0 (Input for Delay2 ext. clock or Counter2 external Clock)	27
reg <144:140>	in1 of LUT4_0 (Input for delay2 or counter2 reset input)	28
reg <149:145>	in2 of LUT4_0	29
reg <154:150>	in3 of LUT4_0	30
reg <159:155>	Input for delay0 or counter0 reset input	31
reg <164:160>	Input for delay1 or counter1 reset input	32
reg <169:165>	Input for Delay0/1 ext. clock or Counter1 external Clock	33
reg <174:170>	Input for delay3 or counter3 reset input	34
reg <179:175>	pdb for ACMP0	35
reg <184:180>	pdb for ACMP1	36
reg <189:185>	Input for programmable delay(deglitch filter input)	37



Table 14. Matrix Output Table

Register Bit Address	Matrix Output Signal Function	Matrix Output Number
reg <194:190>	Power down for osc. (higher priority) (high = power down).	38
reg <199:195>	PIN 10 digital out source	39
reg <204:200>	PIN 11 digital out source	40
reg <209:205>	PIN 12 digital out source	41
reg <214:210>	PIN 12 output enable	42
reg <219:215>	PIN 13 digital out source	43

