



PIN 2	
Mode:	Digital in without Sc
Resistor:	Floating
Resistor value:	Floating
Initial state:	None
OE:	None

PIN 2	
Reset:	Disable
Bypass:	High active
Edge detect mode:	Rising edge

PIN 10	
Mode:	1x push pull
Resistor:	Floating
Resistor value:	Floating
Initial state:	Output floating
OE:	From matrix

PIN 2	
Reset:	Disable
Bypass:	Edge active
Edge detect mode:	Rising edge

Figure 2. Pin2 and Pin10 properties

2-bit LUT3				
IN3	IN2	IN1	IN0	OUT
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1

2-bit LUT2				
IN3	IN2	IN1	IN0	OUT
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1

3-bit LUT2				
IN3	IN2	IN1	IN0	OUT
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1

3-bit LUT3				
IN3	IN2	IN1	IN0	OUT
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0

Figure 3. LUTs properties



CNT2/DLY2/FSM0

Mode: Counter/FSM

Counter data: 1 (Range: 1 - 16383)

Output period: N/D [Formula](#)

Power control: Force power on

Reset source: Edge select

Input: None

Edge select: Both

Connections

FSM data from: Counter data

Clock: Ext. Clk. (From mat)

Clock source: Ext. Clk. (matrix)

CNT3/DLY3/FSM1

Mode: Counter/FSM

Counter data: 4 (Range: 1 - 255)

Output period: 0.1764 ms [Formula](#)

Power control: Force power on

Reset source: Edge select

Input: None

Edge select: Both

Connections

FSM data from: Counter data

Clock: From RC OSC

Clock source: RC OSC Freq.

Figure 4. CNTRs properties

P DLY

Delay: 1 Cell

Information

Delay

VDD (V)	Delay (ns)
1.8	50
3.3	20
5.0	10

Figure 5. PDly properties

RC OSC

RC OSC power register: Force power on

Shared power down (PD): [ADC PD: Matrix], [

Clock selector: RC OSC

RC OSC frequency: 28.34 kHz

Figure 6. RC OSC properties

Pulse Width Stretcher circuit analysis

2-bit LUT3 IN1 is connected to the POR block, IN0 – to Pin2, which provides the input pulse to other blocks when chip is completely powered on (preventing incorrect output while the chip is still powering up).

CNTR2 is an UP/DOWN counter with UP count when UP/DOWN input is HIGH, and DOWN count when UP/DOWN input is LOW.

Using a 1-bit MUX (constructed with 3-bit LUT2) changing the CNT2 CLK frequency is possible. When input is HIGH, CNT2 CLK frequency = RC OSC frequency; when input is LOW, CNT2 CLK frequency is divided by the (CNT3 Data +1) value.



As soon as CNT2 finishes counting, a pulse on its output will appear, which is directly fed into CNT2 KEEP input, which keeps the high level on its output. This high level won't change until the reset pulse comes. The reset pulse is generated by rising edge detector, created using 3-bit LUT3 and PDLY block.

There are 4 timing cases to consider:

- 1) $T_{min} < T_{in} < T_{max}$ – normal mode;
- 2) $T_{in} > T_{max}$;
- 3) $T_{in} < T_{min}$;
- 4) Input pulse period is less than output pulse duration.

In each case the output pulse duration will be counted using different formulas.

T_{min} and T_{max} values are determined by RC OSC frequency and CNT2 bitrate.

$$T_{min} = 1/F_{osc}$$

$$T_{max} = 2^{14}/F_{osc}$$

First case

If $F_{osc} = 28,34 \text{ kHz}$, then

$$T_{min} = 35\mu\text{s};$$

$$T_{max} = 578\text{ms};$$

$$T_{in} = 10\text{ms};$$

$$\text{CNT3 Data} = 5;$$

In this case

$$T_{out} = T_{in} \times (\text{CNT3 Data} + 2).$$

$$T_{out} = 10\text{ms} \times (5+2) = 70\text{ms};$$

Second case

If $F_{osc} = 8196,09 \text{ kHz}$, then

$$T_{min} = 0.13\mu\text{s};$$

$$T_{max} = 2\text{ms};$$




Figure 7. Pulse stretcher functional diagram (First case)




Figure 8. Pulse stretcher functional diagram (Second case)

$$T_{in} = 10\text{ms};$$

$$\text{CNT3 Data} = 4;$$

$$T_{out} = T_{in} + \text{CNT2 bitrate} \times (\text{CNT3 Data} + 1) / F_{osc}.$$

$$T_{out} = 10\text{ms} + 16384 \times (4+1) / 8196,09\text{kHz} = 20\text{ms};$$



Third case

If $F_{osc} = 28,34 \text{ kHz}$ and CLOCK/12 output is used instead of RS OSC output, then

$T_{min} = 423\mu\text{s};$

$T_{max} = 6.9\text{s};$

$T_{in} = 100\mu\text{s};$

$T_{out} = T_{in}.$

Fourth case

If $F_{osc} = 28,34 \text{ kHz},$

$T_{in} = 10\text{ms};$

CNT3 Data = 3;

T_{out} had to be 50ms, but input pulses period is 30ms;

In this case the output pulse duration can be counted using the next formula:

$$T_{out} = T \times (N-1) + T_{in} \times (CNT3 \text{ Data} + 2),$$

where T – input pulses period, N – number of pulses.

$$T_{out} = 30\text{ms} \times (2-1) + 10\text{ms} \times (3+2) = 80\text{ms}.$$

Conclusion

A simple pulse stretcher can be implemented within the SLG46400 IC and is easily modifiable by use of a multiplier setting.




Figure 9. Pulse stretcher functional diagram (Third case)




Figure 10. Pulse stretcher functional diagram (Fourth case)



About the Author

Name: Yurii Shchebel

Background: Yurii Shchebel graduated from Ivan Franko Lviv National University in 2015, studying at the Department Electronics. Presently he is working with Configurable Mixed Signal ICs (CMICs) and their applications. He has additional interest designing audiophile grade amplifiers.

Contact: appnotes@silego.com



Document History

Document Title: Pulse Width Stretcher

Document Number: AN-1064

Revision	Orig. of Change	Submission Date	Description of Change
A	Yurii Shchebel	4/20/2015	New application note

Worldwide Sales and Design Support

Silego Technology maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at [Silego Locations](#).

About Silego Technology

Silego Technology, Inc. is a fabless semiconductor company headquartered in Santa Clara, California, with operations in Taiwan, and additional design/technology centers in China, Korea and Ukraine.



SILEGO
TECHNOLOGY

Silego Technology Inc.
1715 Wyatt Drive
Santa Clara, CA 95054

Phone : 408-327-8800
Fax : 408-988-3800
Website : www.silego.com