

### Introduction

For battery-powered applications, minimizing current consumption is a critical parameter of the design. So, keeping current consumption as low as possible is crucial. This can be achieved by using a WS (Wake/Sleep) timing block for controlling on-chip circuit block powerdown. The most power consuming blocks in GreenPAK IC's are those that work with analog signals (ACMPs, ADC).

# Wake/Sleep Function Operation Example

The wake/sleep function switches on and off the relevant circuit blocks. In the SLG46140 IC, these are ACMPs and ADC blocks. The block that creates a Wake/Sleep signal is CNT0 switched into 'Wake Sleep ratio control' mode (it morphs into the WS Ctrl block). In this mode this block operates as a counter, but supplies ACMPs and ADC with power on and latch signals.



#### Fig.1. SLG46140 based design with all blocks wake/sleep controlled



To make this function operational just set its type to 'Wake sleep control'. The on time is defined by the clock frequency (LF OSC) and lasts one clock cycle. The ratio is controlled by changing the Counter data value, so the on time is constant, but the overall period could be changed. This design example provides the control of all possible external signals that influence the blocks with wake/sleep function.

NOTE: The on time can be controlled by the clock frequency of LF OSC, and there is a post clock divider behind the LF OSC. One can change the LF OSC clock frequency by changing the output divider. The WS Ctrl input clock is from the output of this divider.

NOTE: The LF OSC configuration should have a /4 or bigger clock divider option selected for correct blocks operation in Wake / Sleep mode.

### **ACMP Wake and Sleep**

To turn on the Wake/Sleep function in ACMP, change the 'ACMPx Wake sleep' option to 'Enable' in the properties of any of the WS Ctrl block.

This function is shared between both ACMPs in SLG46140 IC, which means the WS function will be turned on in both ACMPs if any has this option enabled. The operation of WS is the following: the PWR UP input signal of the ACMP should be HIGH to enable block's operation. Setting the PWR UP input (ACMP0 PWRUP or ACMP1 PWRUP) LOW will latch the previous data on the output. After the block is powered up, it will periodically turn on. On the falling edge of the WS signal, the ACMP will latch the output and will not change it until the next WS pulse comes. The ACMP operation can be stopped in several ways: set PWR UP signal LOW, SET or RESET the WS control block, power down the LF OSC. These events have the priorities shown in table 1.

NOTE: For correct ACMPs operation the PWR UP input should be sourced from WS Ctrl output. We recommend using LUTs logic cells for full ACMPs operation control.

| Priority | Event        | State                   | Action                         |
|----------|--------------|-------------------------|--------------------------------|
| 1        | ACMP Power   | Up (W/S <sup>1</sup> )  | ACMP with W/S                  |
|          |              | Down (LOW)              | ACMP is OFF                    |
| 2        | LF OSC Power | Up (LOW)                | ACMP with W/S                  |
|          |              | Down (HIGH)             | ACMP is ON or OFF <sup>2</sup> |
| 3        | WS Ctrl      | SET/ RESET <sup>3</sup> | ACMP always ON or OFF          |
|          |              | none                    | ACMP with W/S                  |

#### Table 1. The ACMP operation

<sup>1</sup> sourced from WS Ctrl output

<sup>2</sup> depends on 'Wake sleep output state' configuration in WS Ctrl block

<sup>3</sup> depends on WS Ctrl 'Q mode' configuration





Operation of the W/S function in ACMP with LF OSC always turned on shown below.



### **ADC Wake and Sleep**

#### Fig 2. Timing diagrams of the wake/sleep function. A – ACMP always in W/S mode; B – ACMP forced to power down by ACMP PWRUP in LOW; C – ACMP forced to be always on by WS Ctrl RESET IN in SET mode; D – ACMP forced to power down by WS Ctrl RESET in in RESET mode

NOTE: Because the W/S function is shared in both ACMPs, there only possible operation cases use 3 control signals (ACMP PWR UP, WS Ctrl RESET/SET IN, LFOSC PWR DOWN). Note that there is no way for one ACMP to be turned on and another ACMP to be in W/S mode:

| ACMP0 | ACMP1 |
|-------|-------|
| ON    | ON    |
| OFF   | OFF   |
| W/S   | W/S   |
| W/S   | OFF   |
| OFF   | W/S   |

Table 2. ACMP in W/S mode

In this example DCMP0 is used to compare the ADC parallel data with its Register0 value ('127', corresponds to 0.5V).

According to the SLG46140 datasheet, the signal to ADC comes from PGA which should be powered down if WS function will be used.

Unlike ACMPs ADC power down signal becomes inactive when W/S function is turned on. The rest operates the same as ACMPs with WS function turned on. So the ADC could be turned always ON, always OFF or Wake/Sleep depending on WS Ctrl RESET/SET and LF OSC PWR DOWN signals.



## Conclusion

The W/S function is very useful if analog blocks are used and low power consumption is desired. Wake and sleep itself not only powers up and down ACMPs and ADC dynamically, but also latches the outputs while blocks are in sleep mode. All blocks share the same W/S signal generation source – WS Ctrl/CNT0. It is shared for ACMPs together, while ADC is independent.



## **About the Author**

Name: Roman Yankevych

Background: Roman Yankevych graduated from Lviv Polytechnic National University in 2009, studying at the Department of Radioelectronic Devices and Systems. He designs with Configurable Mixed Signal ICs (CMICs) and provides engineering support for their applications. Additionally he has over 5yr experience with signal processing in radar and communication systems.

Contact: appnotes@silego.com



### **Document History**

Document Title: Wake and Sleep Timing Generator

Document Number: AN-1076

| Revision | Orig. of Change | Submission Date | Description of Change |
|----------|-----------------|-----------------|-----------------------|
| A        | Roman Yankevych | 05/20/2016      | New application note  |
| В        | Roman Yankevych | 11/02/2016      | Note added (page 2)   |

#### Worldwide Sales and Design Support

Silego Technology maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the sales person closest to you, visit us at **Sales Representatives and Distributors.** 

#### **About Silego Technology**

Silego Technology, Inc. is a fabless semiconductor company headquartered in Santa Clara, California, with operations in Taiwan, and additional design/technology centers in China, Korea and Ukraine.



Silego Technology Inc. 1515 Wyatt Drive Santa Clara, CA 95054 **Phone**: 408-327-8800 **Fax**: 408-988-3800 **Website**: www.silego.com