

Level Shifting Applications

Designs are growing in complexity, including different ICs in the same design which operate in different voltage domains. SOCs continue to lower their power supply voltage, while sensors tend to stay at higher voltages. Logic levels compatible at 5V are incompatible with their 3.3V counterparts. Multiple power rails increase the need to have interface chips that translate voltages from one level to another with sufficient speed.

Level Shifting with LVDI

There are many ways to interface with different voltages levels in PAK. See Silego's **AN-1063** to see a level shifting technique using external coupling circuitry not discussed here. One way to detect low level logic levels is by using the Low Voltage Digital Input (LVDI) PIN option available in PAK. Setting a pin to LVDI lowers the V_{IH} to $\sim 1.2V$, even with high Vdd voltage. Thus, low level inputs can be detected while outputs maintain a high voltage swing. However, throughput is limited when using the LVDI because the asymmetry of the LVDI circuitry causes propagation delay skew of $\sim 700ns$.

Dual Supply GreenPAK

The Dual Supply GreenPAK, SLG46621V, includes two voltage rails with integrated level shifters to make interfacing two levels easy while maintaining high speed. Vdd (PIN1) powers the main circuitry and the I/O for PINs 2-10. Vdd2 (PIN14) powers the I/O circuitry for PINs 12-20.

The secondary Vdd is labeled Vdd2 and automatically translates between the PINs powered by Vdd2 and the rest of the chip.

For I/O connected to Vdd2, the LVDI settings do not need to be used when interfacing different voltage domains. Thus, the Vdd2 is powered by the lower voltage rail to match the threshold specs while avoiding the propagation delay from the LVDI.

Throughput Comparisons

A comparison is shown graphically in Figure 1 visualizing the increase in throughput by using the Dual Supply GreenPAK's internal level shifters as compared to an LVDI configuration. The constraint to determine the maximum throughput is determined using two rules: the output duty cycle must stay between 40%-60% and the output voltage must be greater than 90% of typical VOH.




Figure 1. Input PIN Comparison



The LVDI, Shift-up, and Shift-down configurations are explained below.

LVDI: Both Vdd and Vdd2 are set to 5V, while the input signal ranges from 0V to 1.8V. The input pin is configured as below, shown in Figure 2.




Figure 2. LVDI Configuration Settings

Shift-Up: To shift an input signal up in the Dual Supply GreenPAK, configure the input supplied on Vdd2 as a Digital Input with/without Schmitt Trigger. Match Vdd2 to the level of the lower voltage input signal. For these tests, Vdd is set to 5V and Vdd2 along with the input signal is at 1.8V. The input configuration is shown in Figure 3.




Figure 3. Shift-up Configuration Settings

Shift-Down: Conversely, shifting down is just as easy. Choose input PINs 2-10 with the higher Vdd while the shifted-down output on PINs 12-20.

CH1 (Yellow/Top line) – PIN#03 5V Input
CH2 (Green/ 2nd line) – PIN#20 1.8V Output

Vdd1 = 5V, Vdd2 = 1.8V




Figure 4. Level-Shift Response at 15MHz

Test Data

These quick tests were done using two independent power supplies, a frequency generator and the SLG46621V programmed in socket. The input signal was connected via a shielded SMA cable to the GPAK socket. Table 1 shows the input configurations and Table 2 shows the results used in this application note.



Test	Input P-P	Input PIN	Output Config	Vdd1	Vdd2
LVDI	1.8V	Low Voltage Digital Input	Push Pull 1x	5V	5V
Shift-up	1.8V	DI without Schmitt Trig	Push Pull 1x	5V	1.8V
Shift-down	5V	DI without Schmitt Trig	Push Pull 1x	5V	1.8V

Table 1. Test Configurations

Test	In (PIN)	Out (PIN)	Measured Throughput (MHz)
LVDI	2	20	1.4
	3	19	1.7
	4	18	1.1
Shift-up	20	3	43
	19	4	54
	18	5	59
Shift-down	3	20	30
	4	19	31
	5	18	46

Table 2. Test Results

Conclusion

The throughput for a LVDI configuration is much lower in all cases due to the propagation delay through the LVDI circuitry, thus a Dual Supply GreenPAK is better equipped to handle high speed signals between different voltages.



About the Author

Name: Luke Thomas

Background: Luke earned a B.S. in Electrical Engineering with a concentration in Computer Engineering from Grove City College. Presently he's working with Configurable Mixed Signal ICs (CMICs) and their applications.

Contact: [**appnotes@silego.com**](mailto:appnotes@silego.com)

Name: Gino Castillo

Background: Gino is pursuing a B.S. in Bioengineering with a minor in Electrical Engineering at Santa Clara University. Presently he's working with Configurable Mixed Signal ICs (CMICs) and their applications.

Contact: [**appnotes@silego.com**](mailto:appnotes@silego.com)



Document History

Document Title: High Speed Level Shifting with Dual Supply GreenPAK

Document Number: AN-1079

Revision	Orig. of Change	Submission Date	Description of Change
A	Luke Thomas, Gino Castillo	8/6/2015	New application note

Worldwide Sales and Design Support

Silego Technology maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the sales person closest to you, visit us at **Sales Representatives and Distributors**.

About Silego Technology

Silego Technology, Inc. is a fabless semiconductor company headquartered in Santa Clara, California, with operations in Taiwan, and additional design/technology centers in China, Korea and Ukraine.

