


Introduction

This application note demonstrates how to implement a Linear Sequencer using the Asynchronous State Machine in the SLG46531V GreenPAK IC. The sequencer can control up to 7 lines with a constant delay of switching.

Structure of a State Machine

Figure 1 shows the ASM editor window. The initial state is State0. The value of outputs in each state are shown in the RAM window. When transitioning from state to state (like S0>S1>S2>S3>S4>S5>S6>S7), every incrementing state output switches HIGH. Conversely, when decrementing through the states they switch to LOW (like S7>S6>S5>S4>S3>S2>S1>S0). Incrementing from S0 to S7 occurs when the input ENABLE signal goes HIGH, and decrements when it goes LOW.



State name	Connection Matrix Output RAM							
	OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0
S0	1	0	0	0	0	0	0	0
>S1-On/ >S...	1	1	0	0	0	0	0	0
>S2-On/ >S...	1	1	1	0	0	0	0	0
>S3-On/ >S...	1	1	1	1	0	0	0	0
>S4-On/ >S...	1	1	1	1	1	0	0	0
>S5-On/ >S...	1	1	1	1	1	1	0	0
>S6-On/ >S...	1	1	1	1	1	1	1	0
>S7-On/ >S...	1	1	1	1	1	1	1	1

Bulk operations: All to 0 [Set]

- States
- State 0 (S0)
 - State 1 (>S1-On/ >S0-Off)
 - State 2 (>S2-On/ >S1-Off)
 - State 3 (>S3-On/ >S2-Off)
 - State 4 (>S4-On/ >S3-Off)
 - State 5 (>S5-On/ >S4-Off)
 - State 6 (>S6-On/ >S5-Off)
 - State 7 (>S7-On/ >S6-Off)

Figure 1. ASM Editor Window

Lines Sequencer Control

Control of switch direction between states is done by 2-bit LUT1 and 2-bit LUT0. They pass the pulses of CLK GENERATOR, as shown in Figure 2. Each subsequent clock pulse makes the transition from one state to another with a delay of 100ms. ENABLE signal input level sets the direction of the Sequencer.

To turn the generator ON and OFF 3-bit LUT1 is used. This reduces current consumption. ENABLE, Line1 and Line2 signals are fed into IN2, IN1 and IN0 3-bit LUT1 inputs respectively.

When all inputs are High or Low, then the output is LOW and the generator turned OFF. In all other cases it is turned ON.

Also for the correct operation of CLK GENERATOR, 3-bit LUT0 is used. When the rising or the falling are edge signal ENABLE, then the PDLY logic cells output will be High. This pulse will reset the generator, and that provides the proper delay.

Blocks configuration is presented in Figure 3.

Lines Sequencer functionality signals is shown in Figure 4.




Figure 2. Linear Sequencer Schematic



2-bit LUT1/DFF/LATCH1

Type:

IN3	IN2	IN1	IN0	OUT
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1

2-bit LUT0/DFF/LATCH0

Type:

IN3	IN2	IN1	IN0	OUT
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0

3-bit LUT1/DFF/LATCH4

Type:

IN3	IN2	IN1	IN0	OUT
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0

3-bit LUT0/DFF/LATCH3

Type:

IN3	IN2	IN1	IN0	OUT
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0

P DLY

Mode:

Delay:

3-bit LUT5/8-bit CNT2/DLY2

Type:

Mode:

Counter data:
(Range: 1 - 255)

Delay time (typical): 100.3200 ms [Formula](#)

Edge select:

Output polarity:

Q mode:

Stop and restart:

Connections

Clock:

Clock source: RC OSC Freq. /12

Clock frequency: 2.08333 kHz

Figure 3. Blocks Configurations




Figure 4. Linear Sequencer Functionality Waveform

Conclusion

Using the Asynchronous State Machine in the SLG46531V GreenPAK IC, we can make a 7- Line Sequencer. It was shown that using the ASM simplifies the design task nicely.



About the Author

Name: Volodymyr Ilchuk

Background: Volodymyr Ilchuk graduated from Ivan Franko Lviv National University in 2012, studying at the Department of Medical and Biomedical Electronics.

Contact: **appnotes@silego.com**



Document History

Document Title: A State Machine Linear Sequencer

Document Number: AN-1105

Revision	Orig. of Change	Submission Date	Description of Change
A	Volodymyr Ilchuk	05/27/2016	New application note
B	Volodymyr Ilchuk	10/06/2016	Corrected Figure 2

Worldwide Sales and Design Support

Silego Technology maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the sales person closest to you, visit us at **Sales Representatives and Distributors**.

About Silego Technology

Silego Technology, Inc. is a fabless semiconductor company headquartered in Santa Clara, California, with operations in Taiwan, and additional design/technology centers in China, Korea and Ukraine.

