

Introduction


This app note demonstrates various ways to output data serially from Silego GreenPAK devices. We will cover PAK4 and PAK5 devices but some of these techniques can apply to older PAKs as well. First, serial data is a pattern of logical 1s and 0s used to communicate with another device, such as an MCU, that will interpret the 1s and 0s for its own use. The data could represent device ID, serialized parallel data, or an arbitrary pattern. This app note explains the six basic serial output techniques using GPAK components from the simple pattern generator to the more complex 8-state state machine.

To follow along, download the GP files `Serial_Output_Techniques_PAK4`, `Serial_Output_Techniques_PAK5_Horizontal` and `Serial_Output_Techniques_PAK5_Vertical`. The first file contains general techniques and the latter two contain state machine examples.

PGEN

The simplest to understand, the PGEN is already designed to be a pattern generator. Each rising edge of CLK shifts out the next bit in the pattern and wraps around.

- Make matrix connections as shown in Figure 9.
- Configure Pattern with the desired serial data. (max. 16-bis)




4-bit LUT0/PGEN	
Type:	PGEN
Bit range:	15:0
Pattern:	111000110010101

Figure 1. PGEN Properties

FSM and SPI

This example is written in another app note, **AN-1083**. FSM counter data is converted to serial data via the SPI block. The output pin is preset to PIN12 for SLG46620V. To start-up the SPI, the nCSB input needs a high to low transition. For a detailed explanation, read **AN-1083 SPI Parallel to Serial Converter**.

- Make matrix connections as shown in Figure 9.
- Set SPI to 'P2S' mode
- Set Byte Selection to [15:0] or [7:0]
- Set PAR input data source to 'FSM0[7:0] FSM1[7:0]'
- Configure *Counter Data* with the desired pattern.



SPI	
Mode:	P2S
Clock phase (CPHA):	0
Clock polarity (CPOL):	0
Byte selection:	[15:0]
ADC data sync with SPI clock:	Disable
PWM data sync with SPI clock:	Disable
FSM data sync with SPI clock:	Disable
Connections	
PAR input data source:	FSM0[7:0] FSM1[7:0]
Serial data:	SPI -> PIN 10 (n)

Figure 2. SPI Properties

DFF chain

A pattern is stored in D Flip Flops where each DFF stores one bit. By connecting DFFs in a register string, data is clocked out serially. The number of DFFs is linearly proportional to the number of bits in the pattern.

- Make matrix connections as shown in Figure 8.
- Connect the nSET/nRESET input to POR where applicable.

Configure the *initial polarity and nSET/nRESET* of each DFF with the corresponding bit in the data. Follow Figures 3a, 3b, 4a, and 4b.

Binary code DFFs

We covered how to make patterns by shifting data out one at a time either through the PGEN, the SPI or DFFs. Another way is to generate a pattern of states and set the output for each state. This is called a state machine and the pattern is dependent on the order that the states appear.

The PAK 5 ASM is easy to configure, but for all other non-ASM devices, we can use binary or gray code to select the order of states. For binary code, the states are {000, 001, 010, 011, 100, 101, 110, 111} in that order. We will need three DFFs, one for each bit and a 3-bit LUT to configure the output pattern.

DFF/LATCH7		DFF/LATCH6	
Mode:	DFF	Mode:	DFF
nSET/nRESET option:	nSET	nSET/nRESET option:	nRESET
Initial polarity:	High	Initial polarity:	Low
Q output polarity:	Non-inverted (Q)	Q output polarity:	Non-inverted (Q)

Figure 3a & 3b. Set Initial High and Low for DFFs with nSet/nReset option

DFF/LATCH11		DFF/LATCH10	
Mode:	DFF	Mode:	DFF
nSET/nRESET option:	None	nSET/nRESET option:	None
Initial polarity:	High	Initial polarity:	Low
Q output polarity:	Non-inverted (Q)	Q output polarity:	Non-inverted (Q)

Figure 4a & 4b. Set Initial High and Low for DFFs without nSet/nReset



The number of DFFs used is exponentially proportional to the number of bits in the pattern (power of 2). The only caveat is the propagation glitches between state transitions. This happens because transitions are level sensitive and binary code could change multiple bits simultaneously. To avoid glitches, the output should be synced to the falling edge of clock, or filtered.

- Make matrix connections as shown in Figure 9.
- Connect the nSET/nRESET input to POR where applicable.
- Configure the *initial polarity* to High, and *Q output polarity* to Inverted(nQ)
- Configure the *OUT* of the Look-Up-Table with the desired pattern in the order of binary states from 000... to...111.




Figure 5. Binary code DFFs

3-bit LUT7				3-bit LUT6				3-bit LUT5			
IN2	IN1	IN0	OUT	IN2	IN1	IN0	OUT	IN2	IN1	IN0	OUT
0	0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	0	1	0	1	0	1	0	0
0	1	1	0	0	1	1	1	0	1	1	0
1	0	0	0	1	0	0	0	1	0	0	0
1	0	1	1	1	0	1	0	1	0	1	0
1	1	0	1	1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	0	1	1	1	1

Figure 6a, 6b, 6c. DFF Properties

Gray code DFFs

Similar to the previous example, this one uses gray code as the state transitioning order {000, 001, 011, 010, 110, 111, 101, 100}, which avoids transitional glitches. We will need three sets of 3-bit LUT and DFF, one for each bit and one 3-bit LUT to configure the output pattern. The number of DFFs and LUTs used is exponentially proportional to the number of bits in the pattern (power of 2). Patterns requiring more than 8 states are highly inefficient in gray code because it uses too many circuit resources.

- Make matrix connections as shown in Figure 8.
- Connect the nSET/nRESET input to POR where applicable.
- Configure the *OUT* of the 3-bit Look-Up-Table with the desired pattern in the order of gray code states from 000... to...100.

Gray Code		
Bit2	Bit1	Bit0
0	0	0
0	0	1
0	1	1
0	1	0
1	1	0
1	1	1
1	0	1
1	0	0

Table 1. Gray Code Order

Pipe Delay

The Pipe Delay is a bunch of DFFs with three outputs. We can use it as a shift register and toggle the input such that we cycle through the states {00, 01, 11 and 10}. A 3-bit shift register states would look like {000, 001, 011, 111, 110, 100}. Using a shift register for the state machine also avoids transitional glitches like gray code, but the number of bits needed is linearly proportional to the number of bits in the pattern (2x).

- Make matrix connections as shown in Figure 9.
- Configure the *OUT* of the 2-bit Look-Up-Table with the desired pattern in the order of shift register states 00... to... 10.




Figure 7. Pipe Delay Properties

In Figure 7, each ASM output is windowed for 1 period by the Pipe Delay, configured as in the previous section. The PGEN generates a pulse every 8 clocks which is used to transition between states.

GPAK5 – 64-bit Horizontal ASM

In the next two designs we will look at using the ASM to hold the output pattern. 'Horizontal' refers to storing the pattern by rows and 'Vertical' refers to storing the pattern by columns. The rows are the states and the columns are the outputs. A horizontal design scrolls through the outputs of one row and then moves on to the next row.

GPAK5 – 64-bit Vertical ASM

In the 'Vertical' ASM, the design scrolls through the states of one column and then moves on to the next column. In Figure 9, each ASM output is windowed for 8 clock periods by the Gray Code DFFs. The DFF3 generates a pulse every period which is used to transition between states.




Figure 8. Matrix 1




Figure 9. Matrix 0




Figure 11. PAK5 ASM Vertical Pattern generator

Select the form that best suits the circuit resources available and the length of data needed to output. Just about any block can store data and there are more than a few ways to send that data out as this app note only covers the simplest of forms. Manipulate or expand by adding more DFF's, optimize for long run lengths of 1s or 0s, or even re-use components to maximize pattern storage.



About the Author

Name: Yu-Han Sun

Background: Yu-Han is currently working with CMICs as an applications engineer at Silego Technology

Contact: [**appnotes@silego.com**](mailto:appnotes@silego.com)



Document History

Document Title: Serial Output Tips & Techniques

Document Number: AN-1137

Revision	Orig. of Change	Submission Date	Description of Change
A	Yu-Han Sun	09/19/2016	New application note
B	Yu-Han Sun	02/11/2017	Figure 10 updated

Worldwide Sales and Design Support

Silego Technology maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the sales person closest to you, visit us at **Sales Representatives and Distributors**.

About Silego Technology

Silego Technology, Inc. is a fabless semiconductor company headquartered in Santa Clara, California, with operations in Taiwan, and additional design/technology centers in China, Korea and Ukraine.

